Shop : Motorola 68010 Processor

Price :

8.00 Euro

Description :

Shop : Motorola 68010 Processor (DIL)

Motorola 68010 CPU
The Motorola 68010 CPU

This CPU comes in various forms, the version quoted here is one in DIL package, for use in Commodore Amiga, Atari and Mac, among others.
For the amiga, an 'upgrade' to the 68010 does not yield much measurable speed gain, 5-10%, but under some circumstances considerably more speed gain (up to 50%) can be achieved.
Unfortunately, the CPU under Amiga also presents some incompatibility problems, which can be partly solved by binding Decigel in the startup sequence.
The big advantage that this Motorola 68010 CPU Upgrade offers the amiga users compared to its predecessor the MC68000, is the fact that WHDLoad can do an Exit to Workbench with this CPU, which is not possible with the old 68000 CPU.
And with that expanded functionality, WHDload users can benefit more from this minimal upgrade.

Wikipedia about the Motorola 68010 CPU :

The Motorola MC68010 processor is a 16/32-bit microprocessor from Motorola, released in 1982 as the successor to the Motorola 68000.[1] It fixes several small flaws in the 68000, and adds a few features.

The Motorola 68010 is pin-compatible with the 68000, but is not 100% software compatible. Some of the differences were:

  • The MOVE from SR instruction is now privileged (it may only be executed in supervisor mode). This means that the 68010 meets Popek and Goldberg virtualization requirements. Because the 68000 offers an unprivileged MOVE from SR, it does not meet them.
  • The MOVE from CCR instruction was added to partially compensate for the removal of the user-mode MOVE from SR.
  • It can recover from bus faults, and re-run the last instruction, allowing it to implement virtual memory.
  • The exception stack frame is different.
  • It introduced a 22-bit Vector Base Register (VBR) that holds A[31:10] of the 1 KiB-aligned base address for the exception vector table. The 68000 vector table was always based at address zero.
  • "Loop mode" which accelerates loops consisting of only two instructions, such as a MOVE and a DBRA. The two-instruction mini-loop opcodes are prefetched and held in the 6-byte instruction cache while subsequent memory read/write cycles are only needed for the data operands for the duration of the loop. It provided for performance improvements averaging 50%, as a result of the elimination of instruction opcodes fetching during the loop.

In practice, the overall speed gain over a 68000 at the same frequency is less than 10%.


Comments are closed.